Foddalo.com(Beta Version) 
Custom Search
|
Digital Electronics
62 topics • Page 1 of 2 • 1, 2
-
- Topics
- Replies
- Views
- Last post
-
- Design all the basic gates NOT, AND, OR, NAND, NOR, XOR, XNOR using 2:1 Multiplexer.
by fod-Dalo on Sat Feb 02, 2008 9:09 am - 2 Replies
- 561 Views
- Last post by alok.ahuja
on Mon Jul 05, 2010 7:01 pm
- Design all the basic gates NOT, AND, OR, NAND, NOR, XOR, XNOR using 2:1 Multiplexer.
-
- What is metastability and how to prevent it?
by fod-Dalo on Sat Jan 19, 2008 12:01 pm - 2 Replies
- 1576 Views
- Last post by saraba83
on Fri Oct 10, 2008 9:29 am
- What is metastability and how to prevent it?
-
- What is race condition?
by fod-Dalo on Thu Jan 10, 2008 10:12 pm - 2 Replies
- 1166 Views
- Last post by fod-Dalo
on Thu Aug 21, 2008 12:54 am
- What is race condition?
-
- What is an LFSR? List a few of its industry applications.
by fod-Dalo on Sat Feb 02, 2008 9:11 am - 1 Replies
- 693 Views
- Last post by alok.ahuja
on Tue Apr 01, 2008 2:05 pm
- What is an LFSR? List a few of its industry applications.
-
- How can you convert an SR Flip-flop to a JK Flip-flop
by amit on Tue Dec 25, 2007 4:50 pm - 1 Replies
- 635 Views
- Last post by alok.ahuja
on Fri Mar 28, 2008 10:42 pm
- How can you convert an SR Flip-flop to a JK Flip-flop
-
- What is metastablity? How does it occur?
by fod-Dalo on Thu Jan 10, 2008 10:06 pm - 1 Replies
- 518 Views
- Last post by alok.ahuja
on Fri Mar 28, 2008 10:17 pm
- What is metastablity? How does it occur?
-
- Why are most interrupts active low?
by fod-Dalo on Sat Jan 19, 2008 12:02 pm - 1 Replies
- 628 Views
- Last post by alok.ahuja
on Thu Mar 27, 2008 11:29 pm
- Why are most interrupts active low?
-
- Design 4-bit synchronous counter?
by fod-Dalo on Thu Jan 10, 2008 10:14 pm - 1 Replies
- 470 Views
- Last post by indiaIsRising
on Thu Mar 27, 2008 4:20 pm
- Design 4-bit synchronous counter?
-
- Design a 2 bit counter using D Flip-Flop.
by fod-Dalo on Thu Jan 10, 2008 10:03 pm - 1 Replies
- 497 Views
- Last post by indiaIsRising
on Thu Mar 27, 2008 1:25 pm
- Design a 2 bit counter using D Flip-Flop.
-
- what are the differences between SIMULATION and SYNTHESIS
by bluesky on Sat Dec 29, 2007 8:36 pm - 1 Replies
- 467 Views
- Last post by alok.ahuja
on Wed Mar 26, 2008 1:08 am
- what are the differences between SIMULATION and SYNTHESIS
-
- Give two ways to convert. a two inp. NAND gate to a inverter
by bluesky on Sat Dec 29, 2007 8:40 pm - 1 Replies
- 499 Views
- Last post by pankypal
on Tue Mar 25, 2008 8:50 pm
- Give two ways to convert. a two inp. NAND gate to a inverter
-
- How can you convert an JK Flip-flop to a D Flip-flop
by amit on Tue Dec 25, 2007 4:50 pm - 1 Replies
- 451 Views
- Last post by indiaIsRising
on Tue Mar 25, 2008 4:24 pm
- How can you convert an JK Flip-flop to a D Flip-flop
-
- Design D Latch from SR flip-flop.
by fod-Dalo on Thu Jan 10, 2008 10:10 pm - 1 Replies
- 465 Views
- Last post by indiaIsRising
on Tue Mar 25, 2008 12:40 pm
- Design D Latch from SR flip-flop.
-
- Difference between mealy and moore state-machines?
by fod-Dalo on Thu Jan 10, 2008 10:19 pm - 1 Replies
- 703 Views
- Last post by fod-Dalo
on Mon Feb 18, 2008 6:44 pm
- Difference between mealy and moore state-machines?
-
- Question on Flip Flop and Latch
by Ashish Kumar on Mon Dec 10, 2007 7:44 am - 4 Replies
- 1098 Views
- Last post by fod-Dalo
on Fri Feb 08, 2008 12:45 pm
- Question on Flip Flop and Latch
-
- Minimize: S= A' + AB
by fod-Dalo on Wed Feb 06, 2008 11:03 pm - 1 Replies
- 467 Views
- Last post by pankypal
on Thu Feb 07, 2008 12:49 pm
- Minimize: S= A' + AB
-
- Design a FSM to detect 10110. What is the minimum number of flops required?
by fod-Dalo on Wed Feb 06, 2008 11:07 pm - 0 Replies
- 444 Views
- Last post by fod-Dalo
on Wed Feb 06, 2008 11:07 pm
- Design a FSM to detect 10110. What is the minimum number of flops required?
-
- Design a 2bit up/down counter with clear using gates.
by fod-Dalo on Wed Feb 06, 2008 11:06 pm - 0 Replies
- 363 Views
- Last post by fod-Dalo
on Wed Feb 06, 2008 11:06 pm
- Design a 2bit up/down counter with clear using gates.
-
- Finite state machine to give a modulo 3 counter when x=0 and modulo 4 counter when x=1
by fod-Dalo on Wed Feb 06, 2008 11:04 pm - 0 Replies
- 415 Views
- Last post by fod-Dalo
on Wed Feb 06, 2008 11:04 pm
- Finite state machine to give a modulo 3 counter when x=0 and modulo 4 counter when x=1
-
- Finite state machine that will detect three consecutive coin tosses that results in heads.
by fod-Dalo on Wed Feb 06, 2008 11:00 pm - 0 Replies
- 334 Views
- Last post by fod-Dalo
on Wed Feb 06, 2008 11:00 pm
- Finite state machine that will detect three consecutive coin tosses that results in heads.
-
- How the flip-flop behaves ...
by fod-Dalo on Thu Jan 10, 2008 9:58 pm - 1 Replies
- 393 Views
- Last post by fod-Dalo
on Wed Feb 06, 2008 12:56 pm
- How the flip-flop behaves ...
-
- What is the difference between a EEPROM and FLASH?
by fod-Dalo on Thu Jan 10, 2008 10:16 pm - 1 Replies
- 449 Views
- Last post by amit
on Sun Feb 03, 2008 2:07 pm
- What is the difference between a EEPROM and FLASH?
-
- In a 3-bit Johnson's counter what are the unused states?
by fod-Dalo on Sat Feb 02, 2008 9:10 am - 0 Replies
- 364 Views
- Last post by fod-Dalo
on Sat Feb 02, 2008 9:10 am
- In a 3-bit Johnson's counter what are the unused states?
-
- How will you implement a full subtractor from a full adder?
by fod-Dalo on Sat Feb 02, 2008 9:09 am - 0 Replies
- 433 Views
- Last post by fod-Dalo
on Sat Feb 02, 2008 9:09 am
- How will you implement a full subtractor from a full adder?
-
- Design an OR gate from 2:1 MUX?
by fod-Dalo on Thu Jan 10, 2008 10:01 pm - 1 Replies
- 378 Views
- Last post by fod-Dalo
on Thu Jan 31, 2008 2:44 pm
- Design an OR gate from 2:1 MUX?
-
- After how many clock cycles will it return to the initial state
by fod-Dalo on Sat Jan 19, 2008 12:54 pm - 1 Replies
- 411 Views
- Last post by fod-Dalo
on Sat Jan 19, 2008 1:22 pm
- After how many clock cycles will it return to the initial state
-
- Difference b/w latch based design and flip-flop based design
by fod-Dalo on Sat Jan 19, 2008 12:00 pm - 1 Replies
- 451 Views
- Last post by pankypal
on Sat Jan 19, 2008 12:51 pm
- Difference b/w latch based design and flip-flop based design
-
- Design a 4-input NAND gate using only two-input NAND gates
by fod-Dalo on Sat Jan 19, 2008 12:01 pm - 0 Replies
- 679 Views
- Last post by fod-Dalo
on Sat Jan 19, 2008 12:01 pm
- Design a 4-input NAND gate using only two-input NAND gates
-
- Implement comparator using combinational logic
by fod-Dalo on Thu Jan 10, 2008 10:18 pm - 0 Replies
- 353 Views
- Last post by fod-Dalo
on Thu Jan 10, 2008 10:18 pm
- Implement comparator using combinational logic
-
- Difference between a NAND-based Flash and NOR-based Flash?
by fod-Dalo on Thu Jan 10, 2008 10:17 pm - 0 Replies
- 375 Views
- Last post by fod-Dalo
on Thu Jan 10, 2008 10:17 pm
- Difference between a NAND-based Flash and NOR-based Flash?
-
- Design a 16 byte asynchronous FIFO?
by fod-Dalo on Thu Jan 10, 2008 10:15 pm - 0 Replies
- 365 Views
- Last post by fod-Dalo
on Thu Jan 10, 2008 10:15 pm
- Design a 16 byte asynchronous FIFO?
-
- Design 4-bit asynchronous counter?
by fod-Dalo on Thu Jan 10, 2008 10:15 pm - 0 Replies
- 334 Views
- Last post by fod-Dalo
on Thu Jan 10, 2008 10:15 pm
- Design 4-bit asynchronous counter?
-
- Design a 4 bit Gray Counter?
by fod-Dalo on Thu Jan 10, 2008 10:12 pm - 0 Replies
- 350 Views
- Last post by fod-Dalo
on Thu Jan 10, 2008 10:12 pm
- Design a 4 bit Gray Counter?
-
- What do you mean by Clock Skew?
by fod-Dalo on Thu Jan 10, 2008 10:11 pm - 0 Replies
- 371 Views
- Last post by fod-Dalo
on Thu Jan 10, 2008 10:11 pm
- What do you mean by Clock Skew?
-
- Design a D and T flip flop using 2:1 mux ?
by fod-Dalo on Thu Jan 10, 2008 10:09 pm - 0 Replies
- 330 Views
- Last post by fod-Dalo
on Thu Jan 10, 2008 10:09 pm
- Design a D and T flip flop using 2:1 mux ?
-
- Design an Inverter in two different ways, using NAND gate.
by fod-Dalo on Thu Jan 10, 2008 10:08 pm - 0 Replies
- 329 Views
- Last post by fod-Dalo
on Thu Jan 10, 2008 10:08 pm
- Design an Inverter in two different ways, using NAND gate.
-
- Design a FSM to detect sequence "101" in input sequence?
by fod-Dalo on Thu Jan 10, 2008 10:07 pm - 0 Replies
- 406 Views
- Last post by fod-Dalo
on Thu Jan 10, 2008 10:07 pm
- Design a FSM to detect sequence "101" in input sequence?
-
- Design a 3:8 decoder?
by fod-Dalo on Thu Jan 10, 2008 10:06 pm - 0 Replies
- 331 Views
- Last post by fod-Dalo
on Thu Jan 10, 2008 10:06 pm
- Design a 3:8 decoder?
-
- Design a Transparent Latch using a 2:1 Mux
by fod-Dalo on Thu Jan 10, 2008 10:05 pm - 0 Replies
- 420 Views
- Last post by fod-Dalo
on Thu Jan 10, 2008 10:05 pm
- Design a Transparent Latch using a 2:1 Mux
-
- Design a 4:1 Mux using 2:1 Mux's?
by fod-Dalo on Thu Jan 10, 2008 10:04 pm - 0 Replies
- 392 Views
- Last post by fod-Dalo
on Thu Jan 10, 2008 10:04 pm
- Design a 4:1 Mux using 2:1 Mux's?
-
- Draw a Transmission Gate-based D-Latch?
by fod-Dalo on Thu Jan 10, 2008 10:00 pm - 0 Replies
- 440 Views
- Last post by fod-Dalo
on Thu Jan 10, 2008 10:00 pm
- Draw a Transmission Gate-based D-Latch?
-
- Design a divide by two counter using D-Latch?
by fod-Dalo on Thu Jan 10, 2008 9:59 pm - 0 Replies
- 390 Views
- Last post by fod-Dalo
on Thu Jan 10, 2008 9:59 pm
- Design a divide by two counter using D-Latch?
-
- Why latches are not preferred in synthesized design?
by fod-Dalo on Thu Jan 10, 2008 9:40 pm - 0 Replies
- 354 Views
- Last post by fod-Dalo
on Thu Jan 10, 2008 9:40 pm
- Why latches are not preferred in synthesized design?
-
- XOR using NAND gates
by amit on Mon Dec 17, 2007 12:47 am - 1 Replies
- 524 Views
- Last post by fod-Dalo
on Thu Jan 10, 2008 9:43 am
- XOR using NAND gates
-
- Give a circuit to divide frequency of clock cycle by two
by bluesky on Sat Dec 29, 2007 8:47 pm - 2 Replies
- 508 Views
- Last post by fod-Dalo
on Sun Jan 06, 2008 9:10 pm
- Give a circuit to divide frequency of clock cycle by two
-
- What is capacitive coupling and how it impact the design?
by fod-Dalo on Sun Dec 16, 2007 1:40 am - 1 Replies
- 508 Views
- Last post by bsingh
on Sun Jan 06, 2008 8:57 pm
- What is capacitive coupling and how it impact the design?
-
- How do you detect if two 8-bit signals are same?
by bluesky on Sat Dec 29, 2007 8:44 pm - 1 Replies
- 430 Views
- Last post by bsingh
on Sun Jan 06, 2008 8:52 pm
- How do you detect if two 8-bit signals are same?
-
- Design a circuit to detect when 3 and only 3 bits are set ou
by amit on Tue Dec 25, 2007 4:52 pm - 1 Replies
- 476 Views
- Last post by bsingh
on Sun Jan 06, 2008 8:43 pm
- Design a circuit to detect when 3 and only 3 bits are set ou
-
- How do you detect a sequence of "1101" arriving serially
by bluesky on Sat Dec 29, 2007 8:46 pm - 1 Replies
- 576 Views
- Last post by bsingh
on Sun Jan 06, 2008 8:30 pm
- How do you detect a sequence of "1101" arriving serially
-
- Design a divide-by-3 sequential circuit with 50% duty circle
by bluesky on Sat Dec 29, 2007 8:47 pm - 2 Replies
- 585 Views
- Last post by bsingh
on Wed Jan 02, 2008 8:09 pm
- Design a divide-by-3 sequential circuit with 50% duty circle
62 topics • Page 1 of 2
• 1, 2
Who is online
Users browsing this forum: No registered users and 1 guest
Forum permissions
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum